2.7V-14V Vin, 30W Fully Integrated Synchronous Boost Converter

FEATURES

- Wide Input Voltage Range: 2.7V-14.0V
- Wide Output Voltage Range: 4.5V-14.6V
- Fully Integrated High-side/Low-side Power MOSFETs : $13m\Omega/11m\Omega$
- Up to 12A Switch Current and Programmable Peak Current Limit
- Typical Shut-down Current: 1uA
- Programmable Switching Frequency: 200kHz-2.2MHz
- Output Overvoltage Protection at 15.4V
- Feedback Overvoltage Protection at 110% of Reference Voltage
- Selectable PFM or Forced PWM Mode
- Programmable Soft Start
- Thermal Shutdown Protection: 150°C
- Available in DFN-20 3.5mmx4.5mm Package

APPLICATIONS

- Bluetooth Audio
- Power Banks
- POS System
- E-Cigarette
- USB Power Delivery

DESCRIPTION


The S T 12A0 is a high efficiency synchronous boost converter with fully integrated a $13m\Omega$ high-side MOSFET and an $11m\Omega$ low-side MOSFET, supporting 2.7V to 14V input voltage range and up to 12-A switch current. The switch current limit can be adjustable with an external resistor.


The S T12A0 adapts constant off-time peak current control to provide fast transient. An external compensation network allows flexibility setting loop dynamics to achieve optimal transient performance at different load conditions. Using MODE pin selects either Pulse Frequency Modulation (PFM) operation or forced Pulse Width Modulation (PWM) operation. The switching frequency in PWM mode is adjustable from 200KHz to 2.2MHz by an external resistor. The device also features programmable soft-start time with an external capacitor.

The S T12A0 monitors both output voltage and feedback voltage to protect overvoltage condition. It features cycle-by-cycle peak current limit and thermal shutdown protection when the device over loads.

The device is available in a low-profile package DFN-20L 3.5mmx4.5mmx0.75mm with enhanced thermal power pad.

TYPICAL APPLICATION





REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DEVICE ORDER INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
ST12A 0	12A0	20-Lead 3.5mm×4.5mm Plastic DFN


ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
BOOT	-0.3	23.5	V
VIN, SW, VOUT, FSW	-0.3	18	V
VCC, LIM, FB, EN, SS, COMP, MODE	-0.3	5.5	V
Operating junction temperature TJ (2)	-40	125	С
Storage temperature T _{STG}	-65	150	С

PIN CONFIGURATION

Top View: 20-Lead Plastic DFN 3.5mmx4.5mm



⁽¹⁾ Stresses beyond those listed under Absolut Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

PIN FUNCTIONS

NAME	NO.	PIN FUNCTION	
VCC	1	Internal linear regulator output. Connect a 1uF or larger ceramic capacitor to ground. VCC cannot to be externally driven. No additional components or loading is recommended on this pin.	
EN	2	Enable logic input. A $500 \text{K}\Omega$ resistor connects this pin to ground inside. Floating disables the device.	
FSW	3	Place a resistor from this pin to SW to sets the switching frequency.	
SW	4,5,6,7	Switching node of the boost converter.	
воот	. / 8	Power supply for the high-side power MOSFET gate driver. Must connect a 0.1uF or greater ceramic capacitor between BOOT pin and SW node.	
VIN	9	Power supply input. Must be locally bypassed with a 0.1uF capacitor as close to the pin as possible.	
SS	10	Place a ceramic cap from this pin to ground to program soft-start time. An internal 5uA current source pulls SS pin to VCC.	
NC	11, 12	Not connected inside. Connect to ground pad under IC on PCB for thermal dissipation and impendence reduction of C6 ground loop.	
MODE	13	Operation mode selection. $270 \text{K}\Omega$ internal resistor connects this pin to VCC. Floating or logic high enables PFM mode. Logic low enables forced PWM mode.	
VOUT	14,15,16	Boost converter output. Connect a 1uF decoupling capacitor as close to VOUT pins and power ground pad as possible to reduce the ringing voltage of SW.	

⁽²⁾ The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime

FB	17	Feedback Input. Connect a resistor divider from VOUT to FB to set up output voltage. The device regulates FB to the internal reference value of 1.2V typical.	
COMP	18	Output of the error amplifier and switching converter loop compensation point.	
ILIM	19	Inductor peak current limit set point input. A resistor connecting this pin to ground sets current limit through low-side power FET.	
AGND	20	Analog ground. Analog ground should be used as the common ground for all small signal analog inputs and compensation components. No electrical connection to PGND inside.	
PGND	21	Power ground. Must be soldered directly to ground planes using multiple vias directly under the IC for improved thermal performance and electrical contact.	

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Input voltage range	2.7	14	V
Vouт	Output voltage range	4.5	14.6	V
T _J	Operating junction temperature	-40	125	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
<i>\\</i>	Human Body Model (HBM), per ANSI-JEDEC-JS-001- 2014 specification, all pins (1)	-2	+2	kV
V _{ESD}	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014specification, all pins (1)	-0.5	+0.5	kV

⁽¹⁾ HBM and CDM stressing are done in accordance with the ANSI/ESDA/JEDEC JS-001-2014 specification

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	DFN-20L	UNIT
RθJA	Junction to ambient thermal resistance (1)	38	°C/W
R _{eJC} Junction to case thermal resistance ⁽¹⁾		39	C/VV

⁽¹⁾ SCT provides $R_{\theta JA}$ and $R_{\theta JC}$ numbers only as reference to estimate junction temperatures of the devices. $R_{\theta JA}$ and $R_{\theta JC}$ are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the S T12A0 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the ST12A 0. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual $R_{\theta JC}$.

ELECTRICAL CHARACTERISTICS

 V_{IN} =3.6V, T_J=-40°C~125°C, typical values are tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Sup	ply and Output					
Vin	Operating input voltage		2.7		14	V
Vouт	Output voltage range		4.5V		14.6	V
V	Input UVLO	V _{IN} rising		2.6	2.7	V
VIN_UVLO	Hysteresis			200	/	mV
I _{SD}	Shutdown current	EN=0, No load. Measured on VIN pin		1	3	uA
IQ	Quiescent current from VIN	EN=2V, No load, No switching.		1 /	/	uA
iQ	Quiescent current from VOUT	Measured on VIN pin.		120	150	uA
Vcc	Internal linear regulator	I _{VCC} =5mA, V _{IN} =6V		4.8		V
Reference a	and Control Loop					
V_{REF}	Reference voltage of FB	FPWM mode	1.170	1.202	1.220	V
V REF	Reference voltage of 1 B	PSM mode	1.192	1.210	1.228	V
I _{FB}	FB pin leakage current	V _{FB} =1.2V			100	nA
GEA	Error amplifier trans-conductance	V _{COMP} =1.5V		190		uS
I _{COMP_SRC}	Error amplifier maximum source current	V _{FB} =V _{REF} -200mV, V _{COMP} =1.5V		20		uA
I _{COMP_SNK}	Error amplifier maximum sink current	V _{FB} =V _{REF} +200mV, V _{COMP} =1.5V		20		uA
V _{СОМР_Н}	COMP high clamp	V _{FB} =1V, R _{ILIM} =100KΩ		1.5		٧
V _{COMP_L}	COMP low clamp	V _{FB} =1.5V, R _{ILIM} =100KΩ,PFM		0.6		V
Power MOS	SFETs					
R _{DSON_H}	High side FET on-resistance			13		mΩ
R _{DSON_L}	Low side FET on-resistance			11		mΩ
Current Lin						
I _{LIM}	Peak current limit	R _{ILIM} =100kΩ	10.5	12	13	Α
Enable and		20200	1010			1
	Enable high threshold	Vcc=5V			1.2	V
V_{EN}	Enable low threshold	VCC-3V	0.4		1.2	V
Ren	Enable pull down resistance		0.1	800		kΩ
	MODE high threshold	V _{CC} =5V			4	V
V _{MODE}	MODE low threshold		1.5		•	V
R _{MODE}	MODE pull-up resistance			270		kΩ
Iss	Soft-start charging current			5		uA
Switching I		ı	Ī			1
F _{SW}	Switching frequency	R _{FSW} =301k, V _{OUT} =12V		500		kHz
ton_min	Minimum on-time	R _{FSW} =301k, V _{OUT} =12V		150	200	ns
Toff_min	Minimum off-time	R _{FSW} =301k, V _{FB} =0V		100	150	ns
Protection	1	, -	1			
	Output overvoltage threshold	V _{OUT} rising		15.4		V
$V_{\text{OVP_VOUT}}$	Hysteresis	1 500 Honig		250		mV
V _{OVP_VFB}	Feedback overvoltage with respect to	V _{FB} rising		110		%
	reference voltage	V _{FB} falling		105		%

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
T _{SD}	Thermal shutdown threshold	T _J rising		150		°C
130	Hysteresis			20		°C

TYPICAL CHARACTERISTICS




Figure 1. Efficiency, Vout=9V, fsw=560KHz, PFM




Figure 3. Efficiency, Vout=9V, fsw=560KHz, PWM




Figure 2. Efficiency, Vin=3.6V, fsw=560KHz, PFM




Figure 4. Efficiency, Vin=3.6V, fsw=560KHz, PWM




Figure 5. Switching Frequency vs FSW Resistance




Figure 6. Inductor Peak Current Limit vs RLIM Resistance




Figure 7. Frequency vs Temperature




Figure 8. Quiescent Current vs Temperature




Figure 9. Shutdown Current vs Temperature






Figure 10. Feedback Reference Voltage vs Temperature






9.5

Figure 11. Load Regulation (Vin=3.6V, Vout=9V)

Figure 12. Line Regulation

FUNCTIONAL BLOCK DIAGRAM



OPERATION

Overview

The ST 12A0 device is a fully integrated synchronous boost converter, which regulates output voltage higher than input voltage. The constant off-time peak current mode control provides fast transient with pseudo fixed switching frequency. When low-side MOSFET Q1 turns on, input voltage forces the inductor current rise. When sensed voltage on low-side MOSFET peak current rises above the voltage of COMP, the device turns off low-side MOSFET and inductor current goes through body diode of high-side MOSFET Q2 during dead time. After dead time duration, the device turns on high-side MOSFET Q2 and the inductor current decreases. Based on Vin and Vout voltage, the device predicts required off-time and turns off high-side MOSFET Q2. This repeats on cycle-by-cycle based.

The negative voltage feedback loop regulates the FB voltage to a 1.2V reference with an internal trans-conductance error amplifier. The feedback loop stability and transient response are optimized through an external loop compensation network connected to the COMP pin.

The mode selection offers flexibility of design between forced Pulse Width Modulation (PWM) and Pulse Frequency Modulation (PFM) operations. When MODE pin is connected to VCC or floats, the S T 12A0 works at PFM mode to further increase the efficiency in light load condition. If MODE pin is connected to ground, the device works in forced PWM mode with low output voltage ripple.

The quiescent current of S T12A0 is 110uA typical under no-load condition and not switching. Disabling the device, the typical supply shutdown current is 1µA.

A resistor connected between SW pin and the FSW pin sets the switching frequency. The wide switching frequency range of 200 kHz to 2.2 MHz offers optimization on efficiency or size of filter components.

The S T 12A0 device features adjustable soft-start time, cycle-by-cycle low-side FET current limit, over-voltage protection, and over-temperature protection.

The S T12A0 uses two separate ground pins to avoid ground bouncing due to the high switching current through the N-channel power MOSFET. AGND pin sets the reference for all control functions. The source of the power MOSFET connects to PGND pin. Both grounds must be connected to the thermal pad on the PCB at the closest point.

VIN Power

The S T12A0 is designed to operate from an input voltage supply range between 2.7 V to 14V. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47μ F.

VCC Power

The internal VCC LDO provides the bias power supply for internal circuitries. A ceramic capacitor of no less than 1uF is required to bypass from VCC pin to ground. During starting up, input of VCC LDO is from VIN pin. Once the output voltage at VOUT pin exceeds VIN voltage, VCC LDO switches its input to VOUT pin. This allows higher voltage headroom of VCC at lower input voltage. The maximum current capability of VCC LDO is 130mA typical. No additional components or loading are recommended on this pin.

Under Voltage Lockout UVLO

The S T 12A0 features UVLO protection for voltage rails of VIN, VCC and BOOT-SW from the converter malfunction and the battery over discharging. The default VIN rising threshold is 2.6V typical at startup and falling threshold is 2.4V typical at shutdown. The internal VCC LDO dropout voltage is about 100mV and the device is disabled when VCC falling trips 2.1V typical threshold. The internal charge pump from BOOT to SW powers the gate driver to high-side MOSFET Q2. The BOOT UVLO circuit monitors the capacitor voltage between BOOT pin and SW pin. When the voltage of BOOT-SW falls below a preset threshold 3V typical, high-side MOSFET Q2 turns off. As a result, the device works as a non-synchronous boost converter.

Enable and Start-up

When applying a voltage higher than the EN high threshold (maximum 1.2V), the S T12A0 enables all functions and starts converter operation. To disable converter operation, EN voltage needs fall below its lower threshold (minimum 0.4V). An internal $800K\Omega$ resistor connects EN pin to the ground. Floating EN pin automatically disables the device.

The S T 12A0 features programmable soft start to prevent inrush current during power-up. SS pin sources an internal 5µA current charging an external soft-start capacitor C_{SS} when EN pin exceeds turn-on threshold. The device uses the lower voltage between the internal voltage reference 1.2V and the SS pin voltage as the reference input voltage of error amplifier and regulates the output. The soft-start completes when SS pin voltage exceeds the internal 1.2V reference. Use equation 1 to calculate the soft-start time (10% to 90%). When EN pin is pulled low to disable the device, the SS pin will be discharged to ground.

$$t_{SS} = \frac{C_{SS} * V_{REF}}{I_{SS}} \tag{1}$$

where

- tss is the soft start time
- V_{REF} is the internal reference voltage of 1.2V
- Css is the capacitance connecting to SS pin
- Iss is the source current of 5uA to SS pin

Adjustable Switching Frequency

The SCT612A0 features adjustable switching frequency from 200kHz to 2.2MHz. To set the switching frequency, an external resistor between SW pin and FSW pin is a must to guarantee the proper operation. Use Equation 2 or the curves in Figure 5 to determine the resistance for a given switching frequency. To reduce the solution size, one would typically set the switching frequency as higher as possible, but need to consider the tradeoff of the thermal dissipation and minimum on time of low-side power MOSFET.

$$R_{FREQ} = \frac{6 * (\frac{1}{f_{SW}} - T_{DELAY} * \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$
 (2)

where:

- f_{SW} is the desired switching frequency
- T_{DELAY} = 90 ns
- C_{FREQ} = 34 pF
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

Adjustable Peak Current Limit

The S T 12A0 boost converter implements cycle-by-cycle peak current limit function with sensing the internal low-side power MOSFET Q1 during over current condition. While the Q1 is turned on, its conduction current is monitored by the internal sensing circuitry. Once the low-side MOSFET Q1 current exceeds the limit, it turns off immediately. An external resistor connecting ILIM pin to ground sets the low-side MOSFET Q1 peak current limit threshold. Use Equation 3 or Figure 6 to calculate the peak current limit.

$$I_{LIM} = \frac{12000}{R_{LIM}} \tag{3}$$

where:

- ILIM is the peak current limit
 - R_{LIM} is the resistance between ILIM pin to ground.

ST12A0

This current limit function is realized by detecting the current flowing through the low-side MOSFET. The current limit feature loses function in the output hard short circuit conditions. At normal operation, when the output hard shorts to ground, there is a direct path to short the input voltage through high-side MOSFET Q2 or its body diode even the Q2 is turned off. This could damage the circuit components and cause catastrophic failure at load circuit.

Once VIN is present, VOUT is moved to VIN level due to the direct path from input to output even when the device is shut down or the load is not ready. The presence of unwanted output voltage before system start up sequence could cause system latch off or malfunction.

To address the above issue, users need design external circuits for protection or choose S T12A1 from Silicon Content Technology, which provides an option to insert an external P-channel MOSFET to disconnect output from input in application. Refer S T12A1 data sheet for details of load disconnection feature.

Over Voltage Protection and Minimum On-time

The S T 12A0 features both VOUT pin over voltage protection and the FB pin over voltage protection. If the VOUT pin is above 15.4V typical or FB pin voltage exceeds 1.32V typical, the device stops switching immediately until the VOUT pin drops below 15.2 V or FB pin voltage drops below 1.26V. The OVP function prevents the connected output circuitry from un-predictive overvoltage. Featured feedback overvoltage protection prevents dynamic voltage spike to damage the circuitry at load during fast loading transient.

The low-side MOSFET has minimum on-time 150ns typical limitation. While the device is operating at minimum on time and further increasing Vin pushed output voltage beyond regulation point. With output and feedback over voltage protection, the converter skips pulse with turning off high-side MOSFET and prevents output running higher to damage the load.

Forced PWM and PFM Modes

Connecting MODE pin to ground, the S T 12A0 forces the device operating at forced Pulse Width Modulation (PWM) mode with pseudo-fixed switching frequency regardless loading current. Operating in PWM mode can avoid the possible audible noise caused by lower frequency in PFM mode at light load. When the load current approaches zero, the high-side MOSFET current crosses zero and sinks current from output to maintain the constant output. Hence power efficiency in light load is much lower than heavy load.

Floating MODE pin or connecting MODE pin to VCC, the S T1 2A0 works at Pulse Frequency Modulation (PFM) mode to improve the power efficiency in light load. As the load current decreasing, the COMP pin voltage decreases as resulting the inductor current down. With the load current further decreasing, the COMP pin voltage decreases and be clamped to a voltage corresponding to the ILIM/12. The converter extends the off time of high-side MOSFET Q2 to reduce the average delivered current to output. The switching frequency is lower and varied depending on loading condition. In PFM mode, the peak inductor current is fixed at around 1A and the output voltage is regulated 0.7% higher than the setting output voltage. When the inductor current decreased to zero, zero-cross detection circuitry on high-side MOSFET Q2 forces the Q2 off until the beginning of the next switching cycle. The boost converter does not sink current from the load at light load.

Thermal Shutdown

Once the junction temperature in the S T12A0 exceeds 150°C, the thermal sensing circuit stops switching until the junction temperature falling below 130C, and the device restarts. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.

APPLICATION INFORMATION

Typical Application




Figure 13. One Cell Battery Input, 9V/3A (30W) Output

Design Parameters

Design Parameters	Example Value
Input Voltage	3.0V to 4.2V
Output Voltage	9V
Output Current	3A
Output voltage ripple (peak to peak)	100mV
Switching Frequency	560 kHz
Operation Mode	PFM

Switching Frequency

The resistor connected from FSW to SW sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 2. High frequency can reduce the inductor and output capacitor size with the tradeoff of more thermal dissipation and lower efficiency.

$$R_{FREQ} = \frac{6*(\frac{1}{f_{SW}} - T_{DELAY}*\frac{v_{OUT}}{v_{IN}})}{C_{FREO}}$$

where:

- fsw is the desired switching frequency
- T_{DELAY} = 90 ns
- CFREQ = 34 pF
- V_{IN} is the input voltage
- Vout is the output voltage

Table 1. R_{FSW} Value for Common Switching Frequencies (Vin=3.6V, Vout=9V, Room Temperature)

Fsw	R _{FSW}
200 KHz	768 ΚΩ
350 KHz	422 ΚΩ
520 KHz	287 ΚΩ
730 KHz	196 ΚΩ
1000 KHz	130 ΚΩ
2000 KHz	48.7 KΩ

Peak Current Limit

Using the correct external resistor at ILIM pin sets the peak input current. Table 2 shows the resistor value for inductor peak current limit. For a typical current limit of 12A, the resistor value is $100 \text{K}\Omega$. The minimum current limit must be higher than the required peak switch current at lowest input voltage and the highest output power not to hit the current limit and still regulate the output voltage.

$$I_{LIM} = \frac{12000}{R_{LIM}}$$

where:

- ILIM is the peak current limit
- R_{LIM} is the resistance of ILIM pin to ground

Table 2. R_{LIM} Value for Inductor Peak Current (Vin=3.6V, Vout=9V, L=1.5uH, Room Temperature)

ILIM	RLIM
12 A	100 ΚΩ
8 A	154 ΚΩ
6.3A	200 ΚΩ
4.4A	301 ΚΩ

Output Voltage

The output voltage is set by an external resistor divider R3 and R4 in typical application schematic. A minimum current of typical 20uA flowing through feedback resistor divider gives good accuracy and noise covering. The value of R3 can be calculated by equation 4.

$$R_3 = \frac{(V_{OUT} - V_{REF}) \times R4}{V_{REF}} \tag{4}$$

where:

 \bullet V_{REF} is the feedback reference voltage, typical 1.2V

Table 3. Feedback Resistor R₃ R₄Value for Output Voltage (Room Temperature)

Vout	R ₃	R ₄
5 V	187 ΚΩ	59 KΩ
9 V	383 ΚΩ	59 KΩ
12 V	536 KΩ	59 KΩ

Inductor Selection

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency. The inductor value, DC resistance, and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DC resistance, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, maxim load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a boot converter, calculate the inductor DC current as in equation 5

$$I_{LDC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{5}$$

Where

- Vout is the output voltage of the boost converter
- Iout is the output current of the boost converter
- V_{IN} is the input voltage of the boost converter
- n is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple, ILPP, as in equation 6.

$$I_{LPP} = \frac{1}{L \times (\frac{1}{V_{QUIT} - V_{IN}} + \frac{1}{V_{IN}}) \times f_{SW}}$$
 (6)

Where

- ILPP is the inductor peak-to-peak current
- L is the inductance of inductor
- fsw is the switching frequency
- Vout is the output voltage
- V_{IN} is the input voltage

Therefore the peak switching current of inductor, ILPEAK, is calculated as in equation 7.

$$I_{LPEAK} = I_{LDC} + \frac{I_{LPP}}{2} \tag{7}$$

Set the current limit of the S T12A0 higher than the peak current I LPEAK and select the inductor with the saturation current higher than the current limit.

The inductor's DC resistance (DCR) and the core loss significantly affect the efficiency of power conversion. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. There is a tradeoff among the inductor's inductance, DCR and ESR resistance, and its footprint. Shielded inductors typically have higher DCR than unshielded inductors. Table 4 lists recommended inductors for the S T12A0 . Verify whether the recommended inductor can support the user's target application with the previous

calculations and bench evaluation. In this application, the WB's inductor CDMC8D28NP-1R2MC is used on S T12A0 evaluation board.

Table 4. Recommended Inducto

Part Number	L (uH)	DCR Max (mΩ)	Saturation Current/Heat Rating Current (A)	Size Max (LxWxH mm)	Vendor
WE-HCI SMD 7443552150	1.5	5.3	17 / 14	10.5 x 10.2 x 4.0	WurthElektronix
CDMC8D28NP-1R2MC	1.2	7.0	12.2 / 12.	9.5 x 8.7 x 3.0	Sumida

Input Capacitor Selection

For good input voltage filtering, choose low-ESR ceramic capacitors. A $0.1\mu F$ ceramic bypass capacitor is recommended to be placed as close as possible to the VIN pin of the S T12A0 . A ceramic capacitor of more than $1.0\mu F$ is required at the VCC pin to get a stable operation of the internal LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasite inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 2x 22µF input capacitance is recommended for most applications. Choose the right capacitor value carefully considering high-capacitance ceramic capacitors DC bias effect, which has a strong influence on the final effective capacitance.

Output Capacitor Selection

For small output voltage ripple, choose a low-ESR output capacitor like a ceramic capacitor. Typically, $3\sim4x~22\mu F$ ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Due to a capacitor's derating under DC bias, the bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the equation 8 and 9 to calculate the minimum required effective capacitance, C_{OUT} .

$$V_{ripple_C} = \frac{(V_{OUT} - V_{IN_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{OUT}}$$
(8)

$$V_{ripple_ESR} = I_{Lpeak} \times ESR \tag{9}$$

where

- V_{ripple_C} is output voltage ripple caused by charging and discharging of the output capacitor.
- V_{ripple_ESR} is output voltage ripple caused by ESR of the output capacitor.
- V_{IN_MIN} is the minimum input voltage of boost converter.
- V_{OUT} is the output voltage.
- Iout is the output current.
- ILpeak is the peak current of the inductor.
- f_{SW} is the converter switching frequency.
- ESR is the ESR resistance of the output capacitors.

Loop Stability

An external loop compensation network comprises resister R5, ceramic capacitors C8 and C9 connected to the COMP pin to optimize the loop response of the converter. The power stage small signal loop response of constant off time with peak current control can be modeled by equation 10.

$$G_{PS}(S) = \frac{R_{load} \times (1 - D)}{2 \times R_{SENSE}} \times \frac{\left(1 + \frac{S}{2\pi \times f_{ESRZ}}\right) \left(1 + \frac{S}{2\pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2\pi \times f_{P}}}$$
(10)

where

- D is the switching duty cycle.
- R_{load} is the output load resistance.
- R_{SENSE} is the equivalent internal current sense resistor, which is 0.08Ω .

$$f_P = \frac{1}{2\pi \times R_{load} \times C_0} \tag{11}$$

where

Co is the output capacitance

$$f_{PESRZ} = \frac{1}{2\pi \times ESR \times C_O} \tag{12}$$

where

• ESR is the equivalent series resistance of the output capacitor.

$$f_{PESRZ} = \frac{R_{load} \times (1 - D)^2}{2\pi \times L} \tag{13}$$

The COMP pin is the output of the internal trans-conductance amplifier. Equation 14 shows the small signal transfer function of compensation network.

$$G_C(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2\pi \times f_{COMP_2}}\right)}{\left(1 + \frac{S}{2\pi \times f_{COMP_2}}\right)\left(1 + \frac{S}{2\pi \times f_{COMP_2}}\right)}$$
(14)

where

- GEA is the amplifier's trans-conductance
- REA is the amplifier's output resistance
- V_{REF} is the reference voltage at the FB pin
- Vout is the output voltage
- fcomp1, fcomp2 are the poles' frequency of the compensation network.
- f_{COMZ} is the zero's frequency of the compensation network.

The next step is to choose the loop crossover frequency, $f_{\rm C}$. The higher frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, $f_{\rm SW}$, or 1/5 of the RHPZ frequency, $f_{\rm RHPZ}$.

Then set the value of R5, C8, and C9 in typical application circuit by following these equations.

$$R_5 = \frac{2\pi \times V_{OUT} \times R_{SENSE} \times f_C \times C_O}{(1 - D) \times V_{REF} \times G_{EA}}$$
(15)

where

• fc is the selected crossover frequency.

$$C_8 = \frac{R_{load} \times C_0}{2 \times R_5} \tag{16}$$

$$C_9 = \frac{ESR \times C_0}{R_{\rm F}} \tag{17}$$

If the calculated value of C9 is less than 10pF, it can be left open. Designing the loop for greater than 45°of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

Application Waveforms

Figure 18. Power Down




Figure 19. Load Transient (Vout=9V, lout=2A to 3A, SR=250mA/us)

Layout Guideline

The regulator could suffer from instability and noise problems without careful layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling. The input capacitor needs to be close to the VIN pin and GND pin to reduce the input supply ripple. The placement and ground trace for C6 are critical for the performance of SW ringing voltage. Place capacitor C6 as close to VOUT pin and power ground pad as possible to reduce high frequency ringing voltage on SW pin. Short NC pins to power ground pad directly to reduce the ground trace impedance of C6.

The layout should also be done with well consideration of the thermal. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. The bottom layer is a large ground plane connected to the PGND plane and AGND plane on top layer by vias. Since thermal pad is electrical power ground of the device, improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. it is recommended 8mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.




Figure 19. PCB Layout Example Bottom Layer

Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation 18.


$$P_{D(MAX)} = \frac{125 - TC_A}{R_{\theta \text{JA}}} \tag{18}$$


where


- T_A is the maximum ambient temperature for the application.
- R_{0JA} is the junction-to-ambient thermal resistance given in the Thermal Information table.


S T12A0 DFN package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance $R_{\theta JA}$ of the package greatly depends on the PCB type, layout, thermal pad connection and environmental factor. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

PACKAGE INFORMATION









BOTTOM VIEW


SYMBOL	Unit: Millimeter				
STIVIDUL	MIN	TYP	MAX		
А	0.85	0.90	0.95		
A1	0	0.02	0.05		
b	0.18	0.25	0.30		
С	0.18	0.20	0.25		
D	4.40	4.50	4.60		
D2	3.10 3.20 3.3				
D3	3.85REF				
е	0.50BSC				
e1	0.75BSC				
e2	0.25BSC				
Nd	3.50BSC				
Е	3.40 3.50 3.6				
E2	2.10	2.20	2.30		
E3	0.35REF				
E4	0.75REF				
L	0.35	0.40	0.45		
h	0.20 0.25 0.30				

NOTE:

- Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- Dimensions of exposed pad on bottom of package do not include mold flash.
- Contact PCB board fabrication for minimum solder mask web tolerances between the pins.


TAPE AND REEL INFORMATION

Orderable Device	Package Type	Pins	SPQ
S T12A0DHK R	DFN 3.5mmx4.5mm	20	3000



REEL DIMENSIONS

Reel Width	А	В	С	D	t
12	Ø329±1	12.8±1	Ø100±1	Ø13.3±0.3	2.0±0.3




TAPE DIMENSIONS

W	A0	В0	K0	t	Р
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)
12±0.30	3.80±0.10	4.80±0.10	1.18±0.10	0.30±0.05	8±0.10

E	F	P2	D	D1	P0	10P0
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)
1.75±0.10	5.50±0.10	2.00±0.10	1.55±0.10	1.50MIN	4.00±0.10	40.0±0.20

TYPICAL APPLICATION



RELATED PARTS

PART NUMBERS	DESCRIPTION	COMMENTS
ST12A1	30W Fully-integrated Synchronous Boost Converter with Load Disconnection	Vin=2.7V-14V, 12A switch current Load disconnection control to an external PMOS with high-side current sensing to protect Damage of circuit components and cause catastrophic failure at load during hard short. Presence of unwanted output voltage before start up sequence causing system to latch off or malfunction.




Figure 20. ST12A1 Typical Application

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.